Shopping Cart

No products in the cart.

ASTM-F1260M:2003 Edition

$40.63

F1260M-96(2003) Standard Test Method for Estimating Electromigration Median Time-to-Failure and Sigma of Integrated Circuit Metallizations [Metric] (Withdrawn 2009)

Published By Publication Date Number of Pages
ASTM 2003 8
Guaranteed Safe Checkout
Category:

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. We’re here to assist you 24/7.
Email:[email protected]

ASTM F1260M-96-Reapproved2003

Withdrawn Standard: Standard Test Method for Estimating Electromigration Median Time-to-Failure and Sigma of Integrated Circuit Metallizations [Metric] (Withdrawn 2009)

ASTM F1260M

Scope

1.1 This test method is designed to characterize the failure distribution of interconnect metallizations such as are used in microelectronic circuits and devices that fail due to electromigration under specified d-c current density and temperature stress. This test method is intended to be used only when the failure distribution can be described by a log-Normal distribution.

1.2 This test method is intended for use as a referee method between laboratories and for comparing metallization alloys and metallizations prepared in different ways. It is not intended for qualifying vendors or for determining the use-life of a metallization.

1.3 The test method is an accelerated stress test of four-terminal structures (see Guide F 1259M) where the failure criterion is either an open circuit in the test line or a prescribed percent increase in the resistance of the test structure.

1.4 This test method allows the test structures of a test chip to be stressed while still part of the wafer (or a portion thereof) or while bonded to a package and electrically accessible by means of package terminals.

1.5 This test method is not designed to characterize the metallization for failure modes involving short circuits between adjacent metallization lines or between two levels of metallization.

1.6 This test method is not intended for the case where the stress test is terminated before all parts have failed.

1.7 This test method is primarily designed to analyze complete data. An option is provided for analyzing censored data (that is, when the stress test is halted before all parts under test have failed).

1.8 This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.

Keywords

electromigration; electromigration metallization; integrated circuit; microelectronics; open circuit; resistance increase; time-to-failure

ICS Code

ICS Number Code n/a

DOI: 10.1520/F1260M-96R03

PDF Catalog

PDF Pages PDF Title
1 Scope
Referenced Documents
Terminology
2 Summary of Test Method
Significance and Use
Interferences
3 Preparatory Measurements
Test Circuit
High-Temperature Stress Environment
4 Procedure
6 Report
Keywords
A1. THERMAL RESPONSE TIME DETERMINATION
A1.1
A1.2
A1.3
A1.4
A1.5
A1.6
7 A2. THERMAL RESISTANCE CALCULATIONS
A2.1
A2.2
A2.3
ASTM-F1260M
$40.63